2013-11-24 15:57:08 +00:00
|
|
|
#ifndef NVIC_H_LE94F5JS4D__
|
|
|
|
|
#define NVIC_H_LE94F5JS4D__
|
2009-07-12 15:52:28 +00:00
|
|
|
#include <stm32f10x_map.h>
|
|
|
|
|
#include <stm32f10x_nvic.h>
|
|
|
|
|
|
|
|
|
|
#define NVIC_ENABLE_INT(i) WRITE_REG(NVIC->ISER[(i)/32], 1<<((i) & 0x1f))
|
|
|
|
|
#define NVIC_DISABLE_INT(i) WRITE_REG(NVIC->ICER[(i)/32], 1<<((i) & 0x1f))
|
|
|
|
|
#define NVIC_SET_PENDING(i) WRITE_REG(NVIC->ISPR[(i)/32], 1<<((i) & 0x1f))
|
|
|
|
|
#define NVIC_CLEAR_PENDING(i) WRITE_REG(NVIC->ICPR[(i)/32], 1<<((i) & 0x1f))
|
|
|
|
|
|
|
|
|
|
#define NVIC_SET_PRIORITY(i,p) \
|
|
|
|
|
MODIFY_REG(NVIC->IPR[(i)/4], 0xf<<(((i)&3)*8), (p)<<(((i)&3)*8))
|
|
|
|
|
|
|
|
|
|
#define NVIC_SET_SYSTICK_PRI(p) MODIFY_REG(SCB->SHPR[2], 0xf<<24, (p)<<24)
|
|
|
|
|
|
2013-11-24 15:57:08 +00:00
|
|
|
#endif /* NVIC_H_LE94F5JS4D__ */
|
