Richard Weickelt
|
c99c3b4b5f
|
Rewriting clock module based upon DPL
|
2018-08-31 11:04:38 +02:00 |
Edvard Pettersen
|
c8023df8a5
|
Added UART serial interface printing
|
2018-08-31 11:04:38 +02:00 |
|
Edvard Pettersen
|
765e35ba7f
|
Added working simplelink platform without netstack
|
2018-08-31 11:04:38 +02:00 |
|
Richard Weickelt
|
a40e5bc314
|
Build the board file and add all libraries from the SDK
|
2018-08-31 11:04:37 +02:00 |
|
Richard Weickelt
|
c7aaefb4da
|
Add board file deduction logic and board init stages
|
2018-08-31 11:04:37 +02:00 |
|
Edvard Pettersen
|
ddd451a19b
|
Compiling example of dummy simplelink platform
|
2018-08-31 11:04:37 +02:00 |