3908253038
This patch implements a simple, lightweight form of protection domains using a pluggable framework. Currently, the following plugin is available: - Flat memory model with paging. The overall goal of a protection domain implementation within this framework is to define a set of resources that should be accessible to each protection domain and to prevent that protection domain from accessing other resources. The details of each implementation of protection domains may differ substantially, but they should all be guided by the principle of least privilege. However, that idealized principle is balanced against the practical objectives of limiting the number of relatively time-consuming context switches and minimizing changes to existing code. For additional information, please refer to cpu/x86/mm/README.md. This patch also causes the C compiler to be used as the default linker and assembler.
277 lines
8.4 KiB
C
277 lines
8.4 KiB
C
/*
|
|
* Copyright (C) 2015, Intel Corporation. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* 3. Neither the name of the copyright holder nor the names of its
|
|
* contributors may be used to endorse or promote products derived
|
|
* from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
* COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
|
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
|
|
* STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
|
|
* OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <assert.h>
|
|
|
|
#include "pci.h"
|
|
#include "helpers.h"
|
|
#include "syscalls.h"
|
|
|
|
/* I/O port for PCI configuration address */
|
|
#define PCI_CONFIG_ADDR_PORT 0xCF8
|
|
/* I/O port for PCI configuration data */
|
|
#define PCI_CONFIG_DATA_PORT 0xCFC
|
|
|
|
PROT_DOMAINS_ALLOC(dom_client_data_t, root_complex_drv);
|
|
|
|
/*---------------------------------------------------------------------------*/
|
|
/* Initialize PCI configuration register address in preparation for accessing
|
|
* the specified register.
|
|
*/
|
|
static void
|
|
set_addr(pci_config_addr_t addr)
|
|
{
|
|
addr.en_mapping = 1;
|
|
|
|
outl(PCI_CONFIG_ADDR_PORT, addr.raw);
|
|
}
|
|
/*---------------------------------------------------------------------------*/
|
|
/**
|
|
* \brief Read from the specified PCI configuration register.
|
|
* \param addr Address of PCI configuration register.
|
|
* \return Value read from PCI configuration register.
|
|
*/
|
|
uint32_t
|
|
pci_config_read(pci_config_addr_t addr)
|
|
{
|
|
set_addr(addr);
|
|
|
|
return inl(PCI_CONFIG_DATA_PORT);
|
|
}
|
|
/*---------------------------------------------------------------------------*/
|
|
/**
|
|
* \brief Write to the PCI configuration data port.
|
|
* \param addr Address of PCI configuration register.
|
|
* \param data Value to write.
|
|
*/
|
|
void
|
|
pci_config_write(pci_config_addr_t addr, uint32_t data)
|
|
{
|
|
set_addr(addr);
|
|
|
|
outl(PCI_CONFIG_DATA_PORT, data);
|
|
}
|
|
/*---------------------------------------------------------------------------*/
|
|
/**
|
|
* \brief Enable PCI command bits of the specified PCI configuration
|
|
* register.
|
|
* \param addr Address of PCI configuration register.
|
|
* \param flags Flags used to enable PCI command bits.
|
|
*/
|
|
void
|
|
pci_command_enable(pci_config_addr_t addr, uint32_t flags)
|
|
{
|
|
uint32_t data;
|
|
|
|
addr.reg_off = 0x04; /* PCI COMMAND_REGISTER */
|
|
|
|
data = pci_config_read(addr);
|
|
pci_config_write(addr, data | flags);
|
|
}
|
|
/*---------------------------------------------------------------------------*/
|
|
/**
|
|
* \brief Set current PIRQ to interrupt queue agent. PCI based interrupts
|
|
* PIRQ[A:H] are then available for consumption by either the 8259
|
|
* PICs or the IO-APIC depending on configuration of the 8 PIRQx
|
|
* Routing Control Registers PIRQ[A:H]. See also pci_pirq_set_irq().
|
|
* \param agent Interrupt Queue Agent to be used, IRQAGENT[0:3].
|
|
* \param pin Interrupt Pin Route to be used, INT[A:D].
|
|
* \param pirq PIRQ to be used, PIRQ[A:H].
|
|
*/
|
|
SYSCALLS_DEFINE_SINGLETON(pci_irq_agent_set_pirq,
|
|
root_complex_drv,
|
|
IRQAGENT agent, INTR_PIN pin, PIRQ pirq)
|
|
{
|
|
uint16_t value;
|
|
uint32_t rcba_addr, offset = 0;
|
|
|
|
rcba_addr = PROT_DOMAINS_MMIO(root_complex_drv);
|
|
|
|
assert(agent >= IRQAGENT0 && agent <= IRQAGENT3);
|
|
assert(pin >= INTA && pin <= INTD);
|
|
assert(pirq >= PIRQA && pirq <= PIRQH);
|
|
|
|
switch(agent) {
|
|
case IRQAGENT0:
|
|
if(pin != INTA) {
|
|
halt();
|
|
}
|
|
offset = 0x3140;
|
|
break;
|
|
case IRQAGENT1:
|
|
offset = 0x3142;
|
|
break;
|
|
case IRQAGENT2:
|
|
if(pin != INTA) {
|
|
halt();
|
|
}
|
|
offset = 0x3144;
|
|
break;
|
|
case IRQAGENT3:
|
|
offset = 0x3146;
|
|
}
|
|
|
|
value = *(uint16_t*)(rcba_addr + offset);
|
|
|
|
/* clear interrupt pin route and set corresponding pirq. */
|
|
switch(pin) {
|
|
case INTA:
|
|
value &= ~0xF;
|
|
value |= pirq;
|
|
break;
|
|
case INTB:
|
|
value &= ~0xF0;
|
|
value |= (pirq << 4);
|
|
break;
|
|
case INTC:
|
|
value &= ~0xF00;
|
|
value |= (pirq << 8);
|
|
break;
|
|
case INTD:
|
|
value &= ~0xF000;
|
|
value |= (pirq << 12);
|
|
}
|
|
|
|
*(uint16_t*)(rcba_addr + offset) = value;
|
|
}
|
|
/*---------------------------------------------------------------------------*/
|
|
/**
|
|
* \brief Set current IRQ to PIRQ. The interrupt router can be
|
|
* programmed to allow PIRQ[A:H] to be routed internally
|
|
* to the 8259 as ISA compatible interrupts. See also
|
|
* pci_irq_agent_set_pirq().
|
|
* \param pirq PIRQ to be used, PIRQ[A:H].
|
|
* \param pin IRQ to be used, IRQ[0:15].
|
|
* \param route_to_legacy Whether or not the interrupt should be routed to PIC 8259.
|
|
*/
|
|
void
|
|
pci_pirq_set_irq(PIRQ pirq, uint8_t irq, uint8_t route_to_legacy)
|
|
{
|
|
pci_config_addr_t pci;
|
|
uint32_t value;
|
|
|
|
assert(pirq >= PIRQA && pirq <= PIRQH);
|
|
assert(irq >= 0 && irq <= 0xF);
|
|
assert(route_to_legacy == 0 || route_to_legacy == 1);
|
|
|
|
pci.raw = 0;
|
|
pci.bus = 0;
|
|
pci.dev = 31;
|
|
pci.func = 0;
|
|
pci.reg_off = (pirq <= PIRQD) ? 0x60 : 0x64; /* PABCDRC and PEFGHRC Registers */
|
|
|
|
value = pci_config_read(pci);
|
|
|
|
switch(pirq) {
|
|
case PIRQA:
|
|
case PIRQE:
|
|
value &= ~0x8F;
|
|
value |= irq;
|
|
value |= (!route_to_legacy << 7);
|
|
break;
|
|
case PIRQB:
|
|
case PIRQF:
|
|
value &= ~0x8F00;
|
|
value |= (irq << 8);
|
|
value |= (!route_to_legacy << 15);
|
|
break;
|
|
case PIRQC:
|
|
case PIRQG:
|
|
value &= ~0x8F0000;
|
|
value |= (irq << 16);
|
|
value |= (!route_to_legacy << 23);
|
|
break;
|
|
case PIRQD:
|
|
case PIRQH:
|
|
value &= ~0x8F000000;
|
|
value |= (irq << 24);
|
|
value |= (!route_to_legacy << 31);
|
|
}
|
|
|
|
set_addr(pci);
|
|
outl(PCI_CONFIG_DATA_PORT, value);
|
|
}
|
|
/*---------------------------------------------------------------------------*/
|
|
/**
|
|
* \brief Initialize a structure for a PCI device driver that performs
|
|
* MMIO to address range 0. Assumes that device has already
|
|
* been configured with an MMIO address range 0, e.g. by
|
|
* firmware.
|
|
* \param c_this Structure that will be initialized to represent the driver.
|
|
* \param pci_addr PCI base address of device.
|
|
* \param mmio_sz Size of MMIO region.
|
|
* \param meta Base address of optional driver-defined metadata.
|
|
* \param meta_sz Size of optional driver-defined metadata.
|
|
*/
|
|
void
|
|
pci_init(pci_driver_t *c_this,
|
|
pci_config_addr_t pci_addr,
|
|
size_t mmio_sz,
|
|
uintptr_t meta,
|
|
size_t meta_sz)
|
|
{
|
|
uintptr_t mmio;
|
|
|
|
/* The BAR value is masked to clear non-address bits. */
|
|
mmio = pci_config_read(pci_addr) & ~0xFFF;
|
|
|
|
prot_domains_reg(c_this, mmio, mmio_sz, meta, meta_sz, false);
|
|
}
|
|
/*---------------------------------------------------------------------------*/
|
|
/**
|
|
* \brief Initialize the PCI root complex driver.
|
|
*/
|
|
void
|
|
pci_root_complex_init(void)
|
|
{
|
|
uint32_t rcba_addr;
|
|
pci_config_addr_t pci = { .raw = 0 };
|
|
pci.dev = 31;
|
|
pci.reg_off = 0xF0; /* Root Complex Base Address Register */
|
|
|
|
/* masked to clear non-address bits. */
|
|
rcba_addr = pci_config_read(pci) & ~0x3FFF;
|
|
|
|
PROT_DOMAINS_INIT_ID(root_complex_drv);
|
|
prot_domains_reg(&root_complex_drv, rcba_addr, 0x4000, 0, 0, false);
|
|
SYSCALLS_INIT(pci_irq_agent_set_pirq);
|
|
SYSCALLS_AUTHZ(pci_irq_agent_set_pirq, root_complex_drv);
|
|
}
|
|
/*---------------------------------------------------------------------------*/
|
|
/**
|
|
* \brief Prevent further invocations of pci_irq_agent_set_pirq.
|
|
*/
|
|
void
|
|
pci_root_complex_lock(void)
|
|
{
|
|
SYSCALLS_DEAUTHZ(pci_irq_agent_set_pirq, root_complex_drv);
|
|
}
|
|
/*---------------------------------------------------------------------------*/
|