giomba
/
videochargen
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
videochargen/main.S

129 lines
1.6 KiB
ArmAsm
Raw Normal View History

first commit vertical line at about 1/3 of the horizontal line
2021-06-26 17:15:17 +00:00
#include <avr/io.h>
#include "macro.h"
.data
"diagonal line" not vertically locked, just a test also not the whole screen, just a bit
2021-06-26 20:34:22 +00:00
first commit vertical line at about 1/3 of the horizontal line
2021-06-26 17:15:17 +00:00
status:
.byte 0x0
"diagonal line" not vertically locked, just a test also not the whole screen, just a bit
2021-06-26 20:34:22 +00:00
offset:
.byte 78
"diagonal line" not the whole screen, but vertically locked actually it has some issues, there is a single dot (at the end/beginning of a cycle) that messes up the horizontal sync and moves all the picture... must be fixed
2021-06-26 21:42:23 +00:00
line:
.word 0
first commit vertical line at about 1/3 of the horizontal line
2021-06-26 17:15:17 +00:00
.text
.global main_s
main_s:
ldi r16, 0x30
sts DDRB, r16
ldi r16, (1 << IVCE) ; set vector at address 0x0
ldi r17, 0
out IO(MCUCR), r16
out IO(MCUCR), r17
"diagonal line" not the whole screen, but vertically locked actually it has some issues, there is a single dot (at the end/beginning of a cycle) that messes up the horizontal sync and moves all the picture... must be fixed
2021-06-26 21:42:23 +00:00
ldi r16, 0xa ; external interrupt 0 and 1, falling edge
first commit vertical line at about 1/3 of the horizontal line
2021-06-26 17:15:17 +00:00
sts EICRA, r16
"diagonal line" not the whole screen, but vertically locked actually it has some issues, there is a single dot (at the end/beginning of a cycle) that messes up the horizontal sync and moves all the picture... must be fixed
2021-06-26 21:42:23 +00:00
ldi r16, 0x3 ; external interrupt 0 and 1, mask enable
first commit vertical line at about 1/3 of the horizontal line
2021-06-26 17:15:17 +00:00
sts EIMSK, r16
sei
again:
sbi IO(PORTB), 5
ldi r16, 0x1
sts status, r16
wait1:
ldi r16, 0xff
ldi r17, 0xff
ldi r18, 0xff
1:
dec r16
brne 1b
dec r17
brne 1b
dec r18
brne 1b
cbi IO(PORTB), 5
ldi r16, 0x0
sts status, r16
wait2:
ldi r16, 0xff
ldi r17, 0xff
ldi r18, 0xff
1:
dec r16
brne 1b
dec r17
brne 1b
dec r18
brne 1b
jmp again
"diagonal line" not the whole screen, but vertically locked actually it has some issues, there is a single dot (at the end/beginning of a cycle) that messes up the horizontal sync and moves all the picture... must be fixed
2021-06-26 21:42:23 +00:00
.global int_horizontal_sync
int_horizontal_sync:
"diagonal line" not vertically locked, just a test also not the whole screen, just a bit
2021-06-26 20:34:22 +00:00
push r31
in r31, IO(SREG) ; status register
push r31
"diagonal line" not the whole screen, but vertically locked actually it has some issues, there is a single dot (at the end/beginning of a cycle) that messes up the horizontal sync and moves all the picture... must be fixed
2021-06-26 21:42:23 +00:00
lds r31, line
cpi r31, 255
brsh int_horizontal_sync_end
inc r31
sts line, r31
lds r31, status
cpi r31, 0
brne int_horizontal_sync_end
"diagonal line" not vertically locked, just a test also not the whole screen, just a bit
2021-06-26 20:34:22 +00:00
lds r31, offset
dec r31
cpi r31, 1
brne 1f
"diagonal line" not the whole screen, but vertically locked actually it has some issues, there is a single dot (at the end/beginning of a cycle) that messes up the horizontal sync and moves all the picture... must be fixed
2021-06-26 21:42:23 +00:00
ldi r31, 140
"diagonal line" not vertically locked, just a test also not the whole screen, just a bit
2021-06-26 20:34:22 +00:00
1:
sts offset, r31
first commit vertical line at about 1/3 of the horizontal line
2021-06-26 17:15:17 +00:00
loop:
dec r31
brne loop
sbi IO(PORTB), 4
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
cbi IO(PORTB), 4
"diagonal line" not the whole screen, but vertically locked actually it has some issues, there is a single dot (at the end/beginning of a cycle) that messes up the horizontal sync and moves all the picture... must be fixed
2021-06-26 21:42:23 +00:00
int_horizontal_sync_end:
"diagonal line" not vertically locked, just a test also not the whole screen, just a bit
2021-06-26 20:34:22 +00:00
pop r31
out IO(SREG), r31
pop r31
reti
first commit vertical line at about 1/3 of the horizontal line
2021-06-26 17:15:17 +00:00
"diagonal line" not the whole screen, but vertically locked actually it has some issues, there is a single dot (at the end/beginning of a cycle) that messes up the horizontal sync and moves all the picture... must be fixed
2021-06-26 21:42:23 +00:00
.global int_vertical_sync
int_vertical_sync:
push r31
ldi r31, 0
sts line, r31
ldi r31, 140
sts offset, r31
pop r31
reti