ceda2vga/src/vga.pio

49 lines
581 B
Plaintext
Raw Normal View History

2022-10-10 17:10:52 +00:00
.program vga_free_run
2022-10-10 19:48:16 +00:00
entrypoint_vga_free_run:
2022-10-10 17:10:52 +00:00
pull
loop:
out pins, 1 [2]
jmp loop
.program vga_hsync
2022-10-10 19:48:16 +00:00
entrypoint_vga_hsync:
2022-10-11 18:39:22 +00:00
pull
2022-10-12 18:29:11 +00:00
mov isr, osr
pull
2022-10-12 18:54:29 +00:00
loope:
set y, 15
2022-10-12 18:29:11 +00:00
loop:
mov x, isr
2022-10-11 18:39:22 +00:00
set pins, 0
hsync_pulse:
jmp x-- hsync_pulse
mov x, osr
set pins, 1
hsync_idle:
jmp x-- hsync_idle
2022-10-12 18:54:29 +00:00
jmp y-- loop
irq set 0
jmp loope
.program vga_vsync
entrypoint_vga_vsync:
pull
mov isr, osr
pull
loop:
2022-10-12 18:54:29 +00:00
wait irq 0
mov x, isr
set pins, 0
vsync_pulse:
jmp x-- vsync_pulse
set pins, 1
jmp loop